

ALGEBRA, PROOFS AND MULTIPLIERS



Armin Biere joint work with Daniela Kaufmann and Manuel Kauers

28th International Workshop on Logic & Synthesis

EPFL – Lausanne, Switzerland, June 22, 2019



Der Wissenschaftsfonds.



JOHANNES KEPLER
UNIVERSITÄT LINZ

Multiplication

$$\begin{array}{r} 1 \quad 3 \\ \cdot \quad 1 \quad 5 \\ \hline \end{array}$$

Multiplication

$$\begin{array}{r} 1 \quad 3 \\ \cdot \quad 1 \quad 5 \\ \hline 6 \quad 5 \end{array}$$

Multiplication

$$\begin{array}{r} 1 \quad 3 \\ \cdot \quad 1 \quad 5 \\ \hline 6 \quad 5 \\ 1 \quad 3 \\ \hline \end{array}$$

Multiplication

$$\begin{array}{r} 1 \quad 3 \\ \cdot \quad 1 \quad 5 \\ \hline 6 \quad 5 \\ 1 \quad 3 \\ \hline 5 \end{array}$$

Multiplication

$$\begin{array}{r} 1 \quad 3 \quad \cdot \quad 1 \quad 5 \\ \hline & & & 6 & 5 \\ & 1 & 3 & 0 \\ \hline & & 9 & 5 \end{array}$$

Multiplication

$$\begin{array}{r} 1 \quad 3 \\ \cdot \quad 1 \quad 5 \\ \hline 6 \quad 5 \\ 0 \quad 1 \quad 3 \quad 0 \\ \hline 1 \quad 9 \quad 5 \end{array}$$

Binary multiplication

$$\begin{array}{r} 1 \quad 1 \quad 0 \quad 1 \quad . \quad 1 \quad 1 \quad 1 \quad 1 \\ \hline \end{array}$$

$$13 \cdot 15 = 195$$

Binary multiplication

$$\begin{array}{r} 1 \quad 1 \quad 0 \quad 1 \quad . \quad 1 \quad 1 \quad 1 \quad 1 \\ \hline & & & & & 1 \quad 1 \quad 0 \quad 1 \end{array}$$

$$13 \cdot 15 = 195$$

Binary multiplication

$$\begin{array}{r} 1 \quad 1 \quad 0 \quad 1 \quad . \quad 1 \quad 1 \quad 1 \quad 1 \\ \hline & & & & 1 \quad 1 \quad 0 \quad 1 \\ & & & 1 \quad 1 \quad 0 \quad 1 \\ & & & \hline \end{array}$$

$$13 \cdot 15 = 195$$

Binary multiplication

$$\begin{array}{r} 1 \quad 1 \quad 0 \quad 1 \quad . \quad 1 \quad 1 \quad 1 \quad 1 \\ \hline & & & & 1 \quad 1 \quad 0 \quad 1 \\ & & & 1 \quad 1 \quad 0 \quad 1 \\ 1 \quad 1 \quad 0 \quad 1 \\ \hline \end{array}$$

$$13 \cdot 15 = 195$$

Binary multiplication

$$\begin{array}{r} 1 \quad 1 \quad 0 \quad 1 \quad . \quad 1 \quad 1 \quad 1 \quad 1 \\ \hline & & & & 1 & 1 & 0 & 1 \\ & & & & 1 & 1 & 0 & 1 \\ & & & & 1 & 1 & 0 & 1 \\ & & & & 1 & 1 & 0 & 1 \\ & & & & 1 & 1 & 0 & 1 \\ \hline \end{array}$$

$$13 \cdot 15 = 195$$

Binary multiplication

$$\begin{array}{r} 1 & 1 & 0 & 1 & \cdot & 1 & 1 & 1 & 1 \\ \hline & & & & & 1 & 1 & 0 & 1 \\ & & & & 1 & 1 & 0 & 1 \\ & & & 1 & 1 & 0 & 1 \\ & & 1 & 1 & 0 & 1 \\ \hline & 1 & 1 & 0 & 1 & & 0 \\ \hline & & & & & & 1 \end{array}$$

$$13 \cdot 15 = 195$$

Binary multiplication

$$\begin{array}{r} 1 & 1 & 0 & 1 & \cdot & 1 & 1 & 1 & 1 \\ \hline & & & & & 1 & 1 & 0 & 1 \\ & & & & 1 & 1 & 0 & 1 \\ & & & 1 & 1 & 0 & 1 \\ & & 1 & 1 & 0 & 1 \\ & 1 & 1 & 0 & 1 & & 0 & 0 \\ \hline & & & & & & 1 & 1 \end{array}$$

$$13 \cdot 15 = 195$$

Binary multiplication

$$\begin{array}{r} 1 & 1 & 0 & 1 & \cdot & 1 & 1 & 1 & 1 \\ \hline & & & & & 1 & 1 & 0 & 1 \\ & & & & 1 & 1 & 0 & 1 \\ & & & 1 & 1 & 0 & 1 \\ & 1 & 1 & 0 & 1 \\ \hline & 1 & 1 & 0 & 1 & \textcolor{blue}{1} & \textcolor{blue}{0} & \textcolor{blue}{0} \\ \hline & & & & & 0 & 1 & 1 \end{array}$$

$$13 \cdot 15 = 195$$

Binary multiplication

$$\begin{array}{r} 1 & 1 & 0 & 1 & \cdot & 1 & 1 & 1 & 1 \\ \hline & & & & & 1 & 1 & 0 & 1 \\ & & & & 1 & 1 & 0 & 1 \\ & & & & 1 & 1 & 0 & 1 \\ & & & & 1 & 1 & 0 & 1 \\ & & & & 1 & 1 & 0 & 1 \\ \hline & & & & 2 & 1 & 0 & 0 \\ & & & & & & & 0 \\ & & & & & & & 1 & 1 \end{array}$$

$$13 \cdot 15 = 195$$

Binary multiplication

$$13 \cdot 15 = 195$$

Binary multiplication

$$\begin{array}{r} 1 & 1 & 0 & 1 & \cdot & 1 & 1 & 1 & 1 \\ \hline & & & & & 1 & 1 & 0 & 1 \\ & & & & & 1 & 1 & 0 & 1 \\ & & & & & 1 & 1 & 0 & 1 \\ & & & & & 1 & 1 & 0 & 1 \\ & 1 & 2 & 1 & 2 & 0 & 2 & 1 & 1 & 0 & 0 \\ \hline & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 \end{array}$$

$$13 \cdot 15 = 195$$

Binary multiplication

$$\begin{array}{r} 1 & 1 & 0 & 1 & \cdot & 1 & 1 & 1 & 1 \\ \hline & & & & & 1 & 1 & 0 & 1 \\ & & & & & 1 & 1 & 0 & 1 \\ & & & & & 1 & 1 & 0 & 1 \\ & & & & & 1 & 1 & 0 & 1 \\ & & & & & 1 & 2 & 1 & 2 & 0 & 2 & 1 & 1 & 0 & 0 & 0 \\ \hline & & & & & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 \end{array}$$

$$13 \cdot 15 = 195$$

Binary multiplication


$$\begin{array}{r} 1 & 1 & 0 & 1 & \cdot & 1 & 1 & 1 & 1 \\ \hline & & & & & 1 & 1 & 0 & 1 \\ & & & & & 1 & 1 & 0 & 1 \\ & & & & & 1 & 1 & 0 & 1 \\ & & & & & 1 & 1 & 0 & 1 \\ & & & & & 1 & 2 & 1 & 2 & 0 & 2 & 1 & 1 & 0 & 0 & 0 \\ \hline & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 \end{array}$$

$$13 \cdot 15 = 195$$

Example: 2 Bit - Binary Multiplication

$$\begin{array}{r} 1 \quad 1 \\ \cdot \quad 1 \quad 1 \\ \hline & 1 \quad 1 \\ & 1 \quad 1 \quad 1 \quad 0 \\ \hline & 1 \quad 0 \quad 0 \quad 1 \\ \end{array}$$

$3 \cdot 3 = 9$



Example: 2 Bit - Binary Multiplication




AND-Gate

f	g	y
0	0	0
0	1	0
1	0	0
1	1	1



XOR-Gate

f	g	y
0	0	0
0	1	1
1	0	1
1	1	0



Motivation & Solving Techniques


Given: Gate-level multiplier for fixed bit-width n .

Question: For all possible $a_i, b_i \in \mathbb{B}$:

$$(2a_1 + a_0) * (2b_1 + b_0) = 8s_3 + 4s_2 + 2s_1 + s_0 ?$$

Solving Techniques

- SAT using CNF encoding
- Binary Moment Diagrams (BMD)
- Algebraic reasoning



Previous Work

SAT using CNF encoding

- A. Biere. **Weakness** of CDCL solvers. SAT Solving Workshop, 2016.
- P. Beame and V. Liew. **Towards verifying** nonlinear integer arithmetic. In CAV, 2017.

Binary moment diagrams

- Y.-A. Chen and R.E. Bryant. Verification of arithmetic circuits with **binary moment diagrams**. In DAC, 1995.

Algebraic reasoning

- O. Wienand, M. Wedler, D. Stoffel, W. Kunz, and G.-M. Greuel. An algebraic approach for proving data correctness in **arithmetic data paths**. In CAV, 2008.
- J. Lv, P. Kalla, and F. Enescu. Efficient Gröbner basis reductions for formal verification of **Galois field arithmetic circuits**. In IEEE TCAD, 2013.
- C. Yu, W. Brown, D. Liu, A. Rossi, and M. Ciesielski. Formal verification of arithmetic circuits by **function extraction**. In IEEE TCAD, 2016.
- A.A.R. Sayed-Ahmed, D. Große, U. Kühne, M. Soeken, and R. Drechsler. Formal verification of integer multipliers by combining **Gröbner basis with logic reduction**. In DATE, 2016.


Recent Work

- D. Ritirc, A. Biere, and M. Kauers. Column-wise verification of multipliers using computer algebra. In FMCAD'17.
- D. Ritirc, A. Biere, and M. Kauers. A Practical Polynomial Calculus for Arithmetic Circuit Verification. In 3rd International Workshop on Satisfiability Checking and Symbolic Computation (SC2'18), pages 61–76. CEUR-WS, 2018.
- D. Kaufmann, A. Biere, and M. Kauers. Incremental Column-wise verification of arithmetic circuits using computer algebra. FMSD, Feb 2019
- D. Kaufmann, M. Kauers, A. Biere, and D. Cok. Arithmetic Verification Problems Submitted to the SAT Race 2019. In Proc. of SAT Race 2019, 2019.

- M. Ciesielski, T. Su, A. Yasin, and C. Yu. Understanding Algebraic Rewriting for Arithmetic Circuit Verification: a Bit-Flow Model. IEEE TCAD, pages 1–1, 2019.
- A. Mahzoon, D. Große, and R. Drechsler. PolyCleaner: clean your polynomials before backward rewriting to verify million-gate multipliers. In ICCAD'18.
- A. Mahzoon, D. Große, and R. Drechsler. RevSCA: Using Reverse Engineering to Bring Light into Backward Rewriting for Big and Dirty Multipliers. In DAC'19.

Basic Idea of Algebraic Approach

Multiplier



Polynomials

$$B = \{$$
$$x - a_0 * b_0,$$
$$y - a_1 * b_1,$$
$$s_0 - x * y,$$
$$\dots$$
$$\}$$

Specification

$$\sum_{i=0}^{2n-1} 2^i s_i -$$
$$\left(\sum_{i=0}^{n-1} 2^i a_i \right) \left(\sum_{i=0}^{n-1} 2^i b_i \right)$$

Ideal Membership Test

= 0 ✓
≠ 0 ✗

Polynomials

$$p = c_1\tau_1 + \dots + c_m\tau_m \quad \in \quad \mathbb{Q}[X] = \mathbb{Q}[x_1, \dots, x_n]$$

- $\mathbb{Q}[X]$ is the **ring of polynomials** with variables $X = x_1, \dots, x_n$ and coefficients in \mathbb{Q} .
- A **term** τ_i is a product $x_1^{e_1} \cdots x_n^{e_n}$ with $e_j \geq 0$.
- A **monomial** $c_i\tau_i$ is a constant multiple of a term with $c_i \in \mathbb{Q}$.
- A **polynomial** p is a finite sum of monomials.

Polynomials

$$p = c_1\tau_1 + \dots + c_m\tau_m \quad \in \quad \mathbb{Q}[X] = \mathbb{Q}[x_1, \dots, x_n]$$

- We fix a **term order** such that for all terms τ, σ_1, σ_2 we have
 $x_1^0 \cdots x_n^0 = 1 \leq \tau$ and $\sigma_1 \leq \sigma_2 \Rightarrow \tau\sigma_1 \leq \tau\sigma_2$.
- An order is a **lexicographic term order** if for all $\sigma_1 = x_1^{u_1} \cdots x_n^{u_n}$, $\sigma_2 = x_1^{v_1} \cdots x_n^{v_n}$ we have $\sigma_1 < \sigma_2$ iff there exists an index i with $u_j = v_j$ for all $j < i$, and $u_i < v_i$.

- $\text{lm}(p) = c_1\tau_1$ is the **leading monomial** of p .
- $\text{lt}(p) = \tau_1$ is the **leading term** of p .
- $p - \text{lm}(p)$ is the **tail** of p .

Ideals

Ideal. A nonempty subset $I \subseteq \mathbb{Q}[X]$ is called an ideal if

$$\forall p, q \in I : p + q \in I \quad \text{and} \quad \forall p \in \mathbb{Q}[X] \forall q \in I : pq \in I$$

Basis. A set $P = \{p_1, \dots, p_m\} \subseteq \mathbb{Q}[X]$ is called a **basis** of an ideal I if

$$I = \{q_1 p_1 + \dots + q_m p_m \mid q_1, \dots, q_m \in \mathbb{Q}[X]\} = \langle P \rangle$$

I is the set of polynomials which become zero, when the elements of P become zero.


Circuit Polynomials

Gate polynomials.

$$\begin{aligned} s_3 &= g_1 \wedge g_4 & -s_3 + g_1 g_4, \\ s_2 &= g_1 \oplus g_4 & -s_2 + g_1 + g_4 - 2g_1 g_4, \\ g_4 &= g_2 \wedge g_3 & -g_4 + g_2 g_3, \\ s_1 &= g_2 \oplus g_3 & -s_1 + g_2 + g_3 - 2g_2 g_3, \\ g_1 &= a_1 \wedge b_1 & -g_1 + a_1 b_1, \\ g_2 &= a_0 \wedge b_1 & -g_2 + a_0 b_1, \\ g_3 &= a_1 \wedge b_0 & -g_3 + a_1 b_0, \\ s_0 &= a_0 \wedge b_0 & -s_0 + a_0 b_0 \end{aligned}$$

Input Field polynomials.

$$\begin{aligned} a_1, a_0 &\in \mathbb{B} & a_1(1 - a_1), \ a_0(1 - a_0), \\ b_1, b_0 &\in \mathbb{B} & b_1(1 - b_1), \ b_0(1 - b_0) \end{aligned}$$



Ideals associated to Circuits


Polynomial Circuit Constraints (PCCs).

A polynomial $p \in \mathbb{Q}[X]$ such that for all

$$(a_0, \dots, a_{n-1}, b_0, \dots, b_{n-1}) \in \{0, 1\}^{2n}$$

and resulting values $g_1, \dots, g_k, s_0, \dots, s_{2n-1}$ implied by the gates of the circuit C the substitution of these values into p gives zero.


- The set of all PCCs is denoted by $I(C)$.
- $I(C)$ contains all relations of the circuit.
- $I(C)$ is an ideal.



Ideals associated to Circuits

Examples for PCCs:

- $s_0 = a_0 b_0$ and gate
- $a_1^2 = a_1$ a_1 boolean
- $g_2^2 = g_2$ g_2 boolean
- $s_1 g_4$ xor-and constraint
- ...



Multiplier. A circuit C is called a multiplier if

$$\sum_{i=0}^{2n-1} 2^i s_i - \left(\sum_{i=0}^{n-1} 2^i a_i \right) \left(\sum_{i=0}^{n-1} 2^i b_i \right) \in I(C).$$

Ideal Membership Test

Ideal membership problem. Given a polynomial $f \in \mathbb{Q}[X]$ and an ideal $I = \langle g_1, \dots, g_m \rangle = \langle G \rangle \subseteq \mathbb{Q}[X]$, determine if $f \in I$.

Given arbitrary basis G of I it is not obvious how to solve ideal membership problem.

Lemma (Ideal membership test)

Let $G = \{g_1, \dots, g_m\} \subseteq \mathbb{Q}[X]$ be a Gröbner basis, and let $f \in \mathbb{Q}[X]$. Then f is contained in the ideal $I = \langle G \rangle$ iff the unique remainder of f with respect to G is zero.

Gröbner basis

- Every ideal $I \subseteq \mathbb{Q}[X]$ has a **Gröbner basis** w.r.t. a fixed term order.
- Construction algorithm by Buchberger which given an arbitrary basis of an ideal I computes a Gröbner basis of it (double exponential)
- Algorithm is based on repeated reduction of so-called S-polynomials (spol).
- A basis G is a Gröbner basis of $I = \langle G \rangle$ if for all $p, q \in G$: spol(p, q) reduces to zero.
- **Product criterion.** If $p, q \in \mathbb{Q}[X] \setminus \{0\}$ are such that the leading terms are coprime, i.e., $\text{lcm}(\text{lt}(p), \text{lt}(q)) = \text{lt}(p) \text{lt}(q)$, then spol(p, q) reduces to zero.

Circuit Gröbner basis

We can deduce at least some elements of $I(C)$:

- G = Gate Polynomials + Input Field Polynomials
- Let $J(C) = \langle G \rangle$.
- Lexicographic term order: output variable of a gate is greater than input variables

Theorem

G is a Gröbner basis for $J(C)$.

Proof idea: Application of Buchberger's Product criterion.


Circuit Polynomials

Gate polynomials.

$$\begin{aligned} s_3 &= g_1 \wedge g_4 & -s_3 + g_1 g_4, \\ s_2 &= g_1 \oplus g_4 & -s_2 - 2g_1 g_4 + g_4 + g_1, \\ g_4 &= g_2 \wedge g_3 & -g_4 + g_2 g_3, \\ s_1 &= g_2 \oplus g_3 & -s_1 - 2g_2 g_3 + g_2 + g_3, \\ g_1 &= a_1 \wedge b_1 & -g_1 + a_1 b_1, \\ g_2 &= a_0 \wedge b_1 & -g_2 + a_0 b_1, \\ g_3 &= a_1 \wedge b_0 & -g_3 + a_1 b_0, \\ s_0 &= a_0 \wedge b_0 & -s_0 + a_0 b_0 \end{aligned}$$

Input Field polynomials.

$$\begin{aligned} a_1, a_0 \in \mathbb{B} && -a_1^2 + a_1, \quad -a_0^2 + a_0, \\ b_1, b_0 \in \mathbb{B} && -b_1^2 + b_1, \quad -b_0^2 + b_0 \end{aligned}$$



Soundness and completeness

Theorem (Soundness and completeness)

For all acyclic circuits C , we have $J(C) = I(C)$.

- $J(C) \subset I(C)$: soundness
- $I(C) \subset J(C)$: completeness

Non-Incremental Checking Algorithm

Non-Incremental Checking Algorithm.

Divide polynomial $\sum_{i=0}^{2n-1} 2^i s_i - \left(\sum_{i=0}^{n-1} 2^i a_i\right) \left(\sum_{i=0}^{n-1} 2^i b_i\right)$ by elements of G until no further reduction is possible, then C is a multiplier iff remainder is zero.

Implications:

- Leading term is one variable, division is actually substitution by tail.
- Leading coefficient ± 1 of all gate polynomials, computation stays in \mathbb{Z} .
- Still can use rational coefficients \mathbb{Q} (important for Singular).
- Completeness proof allows to derive input assignment if C is incorrect.

Example: 2 Bit - Binary Multiplication

$$G = \{$$

$$-s_3 + g_1g_4,$$

$$-s_2 + g_1 + g_4 - 2g_1g_4,$$

$$-g_4 + g_2g_3,$$

$$-s_1 + g_2 + g_3 - 2g_2g_3,$$

$$-g_1 + a_1b_1,$$

$$-g_2 + a_0b_1,$$

$$-g_3 + a_1b_0,$$

$$-s_0 + a_0b_0,$$

$$-a_1^2 + a_1,$$

$$-a_0^2 + a_0,$$

$$-b_1^2 + b_1,$$

$$-b_0^2 + b_0\}$$

$$8s_3 + 4s_2 + 2s_1 + s_0 - 4a_1b_1 - 2a_1b_0 - 2a_0b_1 - a_0b_0$$

Example: 2 Bit - Binary Multiplication

$$G = \{$$
$$\begin{aligned} & -s_3 + g_1g_4, \\ & -s_2 + g_1 + g_4 - 2g_1g_4, \\ & -g_4 + g_2g_3, \\ & -s_1 + g_2 + g_3 - 2g_2g_3, \\ & -g_1 + a_1b_1, & 8s_3 + 4s_2 + 2s_1 + s_0 - 4a_1b_1 - 2a_1b_0 - 2a_0b_1 - a_0b_0 \\ & -g_2 + a_0b_1, \\ & -g_3 + a_1b_0, & 8g_1g_4 + 4s_2 + 2s_1 + s_0 - 4a_1b_1 - 2a_1b_0 - 2a_0b_1 - a_0b_0 \\ & -s_0 + a_0b_0, \\ & -a_1^2 + a_1, \\ & -a_0^2 + a_0, \\ & -b_1^2 + b_1, \\ & -b_0^2 + b_0 \} \end{aligned}$$

Example: 2 Bit - Binary Multiplication

$$G = \{$$
$$-s_3 + g_1g_4,$$
$$\color{red}{-s_2 + g_1 + g_4 - 2g_1g_4},$$
$$-g_4 + g_2g_3,$$
$$-s_1 + g_2 + g_3 - 2g_2g_3, \quad 8s_3 + 4s_2 + 2s_1 + s_0 - 4a_1b_1 - 2a_1b_0 - 2a_0b_1 - a_0b_0$$
$$-g_1 + a_1b_1,$$
$$-g_2 + a_0b_1, \quad 8g_1g_4 + 4\color{blue}{s_2} + 2s_1 + s_0 - 4a_1b_1 - 2a_1b_0 - 2a_0b_1 - a_0b_0$$
$$-g_3 + a_1b_0,$$
$$-s_0 + a_0b_0,$$
$$-a_1^2 + a_1,$$
$$-a_0^2 + a_0,$$
$$-b_1^2 + b_1,$$
$$-b_0^2 + b_0\}$$

Example: 2 Bit - Binary Multiplication

$$G = \{$$
$$\begin{aligned} & -s_3 + g_1g_4, && 8s_3 + 4s_2 + 2s_1 + s_0 - 4a_1b_1 - 2a_1b_0 - 2a_0b_1 - a_0b_0 \\ & -s_2 + g_1 + g_4 - 2g_1g_4, && 8g_1g_4 + 4s_2 + 2s_1 + s_0 - 4a_1b_1 - 2a_1b_0 - 2a_0b_1 - a_0b_0 \\ & -g_4 + g_2g_3, && 8g_1g_4 + 4(g_1 + g_4 - 2g_1g_4) + 2s_1 + s_0 \\ & -s_1 + g_2 + g_3 - 2g_2g_3, && - 4a_1b_1 - 2a_1b_0 - 2a_0b_1 - a_0b_0 \\ & -g_1 + a_1b_1, && \vdots \\ & -g_2 + a_0b_1, && 0 \\ & -g_3 + a_1b_0, && \\ & -s_0 + a_0b_0, && \\ & -a_1^2 + a_1, && \\ & -a_0^2 + a_0, && \\ & -b_1^2 + b_1, && \\ & -b_0^2 + b_0 \} && \end{aligned}$$

Computational Issues

Generally the number of monomials in the intermediate results increases drastically:

- 8-bit multiplier can not be verified within 20 minutes.


Tailored heuristics become very important:

- Choose appropriate term order.
- Divide verification problem into smaller sub-problems.
- Rewrite and thus simplify Gröbner basis G .

Order


Row-Wise

$$(4a_2 + 2a_1 + 1a_0) * (4b_2 + 2b_1 + 1b_0)$$



Column-Wise

$$(4a_2 + 2a_1 + 1a_0) * (4b_2 + 2b_1 + 1b_0)$$



Slicing

Partial Products. Let $P_k = \sum_{k=i+j} a_i b_j$.

Input Cone. For each output bit s_i we determine its input cone

$$I_i = \{\text{gate } g \mid g \text{ is in input cone of output } s_i\}$$

Slice. Slices S_i are defined as the difference of consecutive cones I_i :

$$S_0 = I_0 \quad S_{i+1} = I_{i+1} \setminus \bigcup_{j=0}^i S_j$$

Sliced Gröbner Bases. Let G_i be the set of gate and input field polynomials in S_i .

Carry Recurrence Relation

Carry Recurrence Relation.

A sequence of $2n + 1$ polynomials C_0, \dots, C_{2n} is called a **carry sequence** if

$$-C_i + 2C_{i+1} + s_i - P_i \in I(C) \quad \text{for all } 0 \leq i < 2n + 1.$$

Then $R_i = -C_i + 2C_{i+1} + s_i - P_i$ are the **carry recurrence relations** for C_0, \dots, C_{2n} .

Theorem

Let C be a circuit where all carry recurrence relations are contained in $I(C)$.

Then C is a multiplier, iff $C_0 - 2^{2n}C_{2n} \in I(C)$.

Incremental Algorithm

Incremental Checking Algorithm.

input: Circuit C with sliced Gröbner bases G_i
output: Determine whether C is a multiplier


$$C_{2n} \leftarrow 0$$

for $i \leftarrow 2n - 1$ **to** 0


$$C_i \leftarrow \text{Remainder} (2C_{i+1} + s_i - P_i, G_i)$$

return $C_0 = 0$

Multiplier



Multiplier



Variable Elimination

Identify sub-circuits C_S in the AIG and eliminate internal variables:

- Full-adder rewriting
- Half-adder rewriting
- XOR- Rewriting
- Common-Rewriting

Variable elimination is based on **elimination theory of Gröbner bases**.

Elimination theory of Gröbner bases

Elimination order. Let $X = Y \dot{\cup} Z$ and we want to eliminate Z . Order the terms such that for all terms σ, τ where a variable from Z is contained in σ but not in τ , we obtain $\tau < \sigma$.

Elimination ideal. The elimination ideal J where the Z -variables are eliminated of $I \subseteq \mathbb{Q}[X] = \mathbb{Q}[Y, Z]$ is defined by

$$J = I \cap \mathbb{Q}[Y].$$

Elimination theorem. Given an ideal $I \subseteq \mathbb{Q}[X] = \mathbb{Q}[Y, Z]$. Further let G be a Gröbner basis of I with respect to an elimination order $Y < Z$. Then the set


$$H = G \cap \mathbb{Q}[Y]$$

is a Gröbner basis of the elimination ideal $J = I \cap \mathbb{Q}[Y]$, in particular $\langle H \rangle = J$.

Elimination procedure

Problem: Computing a Gröbner basis H for $I(C)$ w.r.t an elimination order is costly.

Solution: Split G into two parts.



Elimination procedure


Theorem

Let $G \subseteq \mathbb{Q}[X] = \mathbb{Q}[Y, Z]$ be a Gröbner basis with respect to some term order $<_G$. Let $G_A = G \cap \mathbb{Q}[Y]$ and $G_B = G \setminus G_A$. Let $<_H$ be an elimination order for Z which agrees with $<_G$ for all terms that are free of Z , i.e., terms free of Z are equally ordered in $<_G$ and $<_H$. Suppose that $\langle G_B \rangle$ has a Gröbner basis H_B with respect to $<_H$ which is such that every leading term in H_B is free of Z or free of Y . Then $\langle G \rangle \cap \mathbb{Q}[Y] = (\langle G_A \rangle + \langle G_B \rangle) \cap \mathbb{Q}[Y] = \langle G_A \rangle + (\langle G_B \rangle \cap \mathbb{Q}[Y])$.

Theorem

Let $G, G_A, G_B, H_B, H_Y, H_Z, <_H, <_G$ be as before. Then $H = G_A \cup H_Y$ is a Gröbner basis w.r.t. the ordering $<_H$.

Example: Full-Adder Rewriting



$$G_A = G \setminus G_B$$

$$G_B = \{ -g_0 + p_{20} + p_{11} - 2p_{20}p_{11}, \quad -g_1 + p_{20}p_{11}, \quad -g_2 + c_1g_0, \\ -s_2 + c_1 + g_0 - 2c_1g_0, \quad -c_2 + g_1 + g_2 - g_1g_2 \}$$

Original lexicographic term ordering $<_G$:

$$b_0 < b_1 < a_0 < a_1 < a_2 < p_{00} < s_0 < p_{01} < p_{10} < s_1 < c_1 < \\ p_{11} < p_{20} < \textcolor{blue}{g_0} < \textcolor{blue}{g_1} < \textcolor{blue}{g_2} < s_2 < c_2 < p_{21} < s_3 < c_3 < s_4$$

Elimination order $<_H$:


$$b_0 < b_1 < a_0 < a_1 < a_2 < p_{00} < s_0 < p_{01} < p_{10} < s_1 < c_1 < \\ p_{11} < p_{20} < s_2 < c_2 < p_{21} < s_3 < c_3 < s_4 \textcolor{blue}{g_0} < \textcolor{blue}{g_1} < \textcolor{blue}{g_2}$$

Gröbner basis H_B w.r.t. elimination order $<_H$:


$$H_B = \{ \textcolor{blue}{g_0} + 2p_{20}p_{11} - p_{20} - p_{11}, \quad g_1 - p_{20}p_{11}, \\ g_2 + 2p_{20}p_{11}c_1 - p_{20}c_1 - p_{11}c_1, \\ s_2 - 4p_{20}p_{11}c_1 + 2p_{20}p_{11} + 2p_{20}c_1 - p_{20} + 2p_{11}c_1 - p_{11} - c_1, \\ 2c_2 + s_2 - p_{20} - p_{11} - c_1 \}$$

Experiments

Multiplier



AIG



Polynomials

$$B = \{$$
$$x - a_0 * b_0,$$
$$y - a_1 * b_1,$$
$$s_0 - x * y,$$
$$\dots$$
$$\}$$

CAS-File




Ideal Membership

$$C_0 = 0 \quad \checkmark$$
$$C_0 \neq 0 \quad \times$$

MATHEMATICA
SINGULAR

Experiments





Experiments

mult	n	Mathematica				Singular			
		non-inc	incremental			non-inc	incremental		
				+xor	+xor +add			+xor	+xor +add
btor	16	3	5	2	1	1	1	1	1
btor	32	56	31	14	2	42	28	10	1
btor	64	MO	292	131	11	MO	MO	MO	14
btor	128	TO	TO	TO	101	EE	EE	EE	EE
sp-ar-rc	16	9	7	4	1	TO	6	1	0
sp-ar-rc	32	326	171	30	2	TO	242	28	2
sp-ar-rc	64	MO	TO	300	11	MO	EE	MO	16
sp-ar-rc	128	TO	TO	TO	102	EE	EE	EE	EE

Table: time in sec; TO = 1200 sec, MO = 14GB, EE=more than 32767 variables

Proofs



Problem:

- Can we trust the CAS?
- Can we trust our own implementation of the optimizations?

Specification

$$\sum_{i=0}^{2n-1} 2^i s_i -$$
$$\left(\sum_{i=0}^{n-1} 2^i a_i \right) \left(\sum_{i=0}^{n-1} 2^i b_i \right)$$




Verification

$$= 0 \checkmark$$
$$\neq 0 \times$$

Correct?

Proofs



Problem:

- Can we trust the CAS?
- Can we trust our own implementation of the optimizations?

Solution:

Validate result of verification process [SC2'18]

- Generate machine-checkable proofs
- Check by independent proof checkers

Proofs

Polynomial calculus: Sequence $P = (p_1, \dots, p_n)$, where each p_k is obtained by:

Addition
$$\frac{p_i}{p_i + p_j} \quad \forall p_i, p_j \in \langle G \rangle : p_i + p_j \in \langle G \rangle$$

Multiplication
$$\frac{p_i}{qp_i} \quad \forall q \in \mathbb{Q}[X] \quad \forall p_i \in \langle G \rangle : qp_i \in \langle G \rangle$$

Proofs

Polynomial calculus: Sequence $P = (p_1, \dots, p_n)$, where each p_k is obtained by:


Addition
$$\frac{p_i}{p_i + p_j} \quad \forall p_i, p_j \in \langle G \rangle : p_i + p_j \in \langle G \rangle$$

Multiplication
$$\frac{p_i}{qp_i} \quad \forall q \in \mathbb{Q}[X] \quad \forall p_i \in \langle G \rangle : qp_i \in \langle G \rangle$$

If $p_n = f$ we write $G \vdash f$ or in algebraic terms $f \in \langle G \rangle$.

Refutation: $G \vdash 1$ or $1 \in \langle G \rangle$.

Example



$$\begin{aligned} G &= \{ -b + 1 - a, \quad b = \neg a \\ &\quad -c + ab, \quad c = a \wedge b = a \wedge \neg a \\ &\quad a^2 - a \} \quad a \in \mathbb{B} \\ f &= c \end{aligned}$$

$$\text{red}_G(f) = 0$$

$$\begin{aligned} &* \frac{-b + 1 - a}{-ab + a - a^2} \quad a^2 - a \\ &+ \frac{-ab}{+ \frac{-ab}{* \frac{-c}{c}}} \quad -c + ab \end{aligned}$$

$$P = (-ab + a - a^2, -ab, -c, c)$$

Practical Algebraic Calculus

We translate the polynomial calculus into a more concrete proof format:

- For correctness it is important to know how the polynomials in the proof were derived
- Usually known → store this information


Practical Algebraic Calculus (PAC)

allows automated proof checking

PAC Syntax

```
letter ::= 'a' | 'b' | ... | 'z' | 'A' | 'B' | ... | 'Z'  
number ::= '0' | '1' | ... | '9'  
constant ::= (number)+  
variable ::= letter (letter | number)*  
power ::= variable ['^' constant]  
term ::= power ('*' power)*  
monomial ::= constant | [constant '*' ] term  
operator ::= '+' | '-'  
polynomial ::= [ '-' ] monomial (operator monomial)*  
given ::= (polynomial ';' )*  
rule ::= ('+' | '*') ':' polynomial ',', polynomial ',', polynomial ';' ,  
proof ::= (rule ';' )*
```

Example - PAC



$$G = \{ -b + 1 - a, \\ -c + ab, \\ a^2 - a \}$$

$$f = c$$

* :	-b+1-a,	a,	-a*b+a-a^2;
+	-a*b+a-a^2,	a^2-a,	-a*b;
+	-a*b,	-c+a*b,	-c;
*	-c,	-1,	c;

Proof Checking

A proof **rule** contains four components:

$$o : v, w, p;$$

Proof checking:

- Connection property: v, w are given polynomials or conclusions p_i of previous rules
- Inference property: verify correctness of each rule, e.g. $p = v + w$ for $o = "+"$
- Refutation check: at least one p_i is a non-zero constant

Proof Checking Algorithm

input G sequence of given polynomials
 $r_1 \dots r_k$ sequence of PAC proof rules


output “incorrect”, “correct-proof”, or “correct-refutation”

```
 $P_0 \leftarrow G$ 
for  $i \leftarrow 1 \dots k$ 
  let  $r_i = (o_i, v_i, w_i, p_i)$ 
  case  $o_i = +$ 
    if  $v_i \in P_{i-1} \wedge w_i \in P_{i-1} \wedge p_i = v_i + w_i$  then  $P_i \leftarrow \text{append}(P_{i-1}, p_i)$ 
    else return “incorrect”
  case  $o_i = *$ 
    if  $v_i \in P_{i-1} \wedge p_i = v_i * w_i$  then  $P_i \leftarrow \text{append}(P_{i-1}, p_i)$ 
    else return “incorrect”
for  $i \leftarrow 1 \dots k$ 
  if  $p_i$  is a non zero constant polynomial then return “correct-refutation”
return “correct-proof”
```


Verifying Correctness of FMCAD'17 and DATE'18 Results

n	mult	option	proof			length
			verification	generation	PACTRIM	
16	btor	incr+elim	1	37	0	12738
32	btor	incr+elim	2	801	1	53122
64	btor	incr+elim	11	22378	4	216834
16	sparcc	incr+elim	1	112	20	17804
32	sparcc	incr+elim	2	2611	2	75244
64	sparcc	incr+elim	11	80906	12	309164

Array Ripple Carry Multiplier




Wallace-Tree Carry-Lookahead Multiplier



Crux of Multiplier Verification

for SAT



Verification and Certification Time FMCAD'19 Submission

architecture	n	SPEC	nosfx	nomod	noelim	Verify			MGD DAC19	YCM TCAD17	CSYY TCAD19	RBK FMCAD17	Certify			Check			total	proof size			
						sub	sfx	aig					sub	sfx	aig	tot	sfx	aig	tot	sfx	aig		
sp-ar-rc	32	u	0	0	0	0	0	0	NA ₂	NA ₄	0	8	0	0	1	1	0	1	1	2	0	46 018	
sp-dt-lf	32	u	TO	0	1	0	0	0	0	3	TO	NA ₄	TO	0	0	1	1	0	1	1	2	2 614	44 986
sp-wt-cl	32	u	TO	TO	1	0	1	0	1	6	TO	NA ₄	TO	0	1	1	2	1	1	2	4	52 390	47 017
sp-bd-ks	32	u	TO	TO	TO	0	0	0	1	12	TO	NA ₄	TO	0	0	1	1	0	1	1	2	21 188	46 971
sp-ar-ck	32	u	TO	0	0	0	0	0	0	5	TO	NA ₄	TO	0	0	1	1	0	1	1	2	663	45 514
bp-ar-rc	32	u	0	TO	264	0	0	0	0	4	0	NA ₄	TO	0	0	1	1	0	1	1	2	0	41 935
bp-ct-bk	32	u	TO	TO	210	0	0	0	0	9	TO	NA ₄	TO	0	0	1	1	0	1	1	2	1 832	35 803
bp-os-cu	32	u	0	TO	272	0	0	0	0	7	TO	NA ₄	TO	0	0	1	1	0	1	1	2	0	44 528
bp-wt-cs	32	u	0	TO	257	0	0	0	0	5	TO	NA ₄	TO	0	0	1	1	0	1	1	2	0	42 963
sp-ar-rc	64	u	2	1	5	0	0	2	2	NA ₂	NA ₄	0	133	0	0	13	13	0	6	6	19	0	188 290
sp-dt-lf	64	u	TO	2	13	0	0	3	3	31	TO	NA ₄	TO	0	0	17	17	0	8	8	25	34 423	186 170
sp-wt-cl	64	u	TO	TO	9	0	9	2	11	96	TO	NA ₄	TO	0	9	14	23	7	6	13	37	264 471	191 621
sp-bd-ks	64	u	TO	TO	7	0	1	2	3	162	TO	NA ₄	TO	0	2	14	16	1	6	7	23	78 567	190 911
sp-ar-ck	64	u	TO	1	5	0	0	2	2	143	TO	NA ₄	TO	0	0	13	13	0	6	6	19	1 432	187 251
bp-ar-rc	64	u	2	TO	TO	0	0	2	2	53	0	NA ₄	TO	0	0	15	15	0	5	5	20	0	161 935
bp-ct-bk	64	u	TO	TO	TO	0	0	2	3	119	TO	NA ₄	TO	0	0	16	17	0	5	5	22	27 552	138 179
bp-os-cu	64	u	3	TO	TO	0	0	3	4	95	TO	NA ₄	TO	0	0	18	18	0	6	7	25	0	166 963
bp-wt-cs	64	u	3	TO	TO	0	0	3	3	75	TO	NA ₄	TO	0	0	15	15	0	5	5	20	0	161 745
sp-ar-rc	32	s	0	0	0	0	0	0	0	NA ₁	NA ₁	NA ₁	NA ₁	0	0	1	1	0	1	1	2	0	46 090
bp-wt-cl	32	s	TO	0	245	0	1	0	1	NA ₁	NA ₁	NA ₁	NA ₁	0	1	1	2	1	1	2	4	50 620	38 097
btor	32	t	0	NA ₃	0	0	0	0	0	NA ₁	NA ₁	NA ₁	NA ₁	0	0	0	0	0	0	1	1	0	16 633
sp-ar-rc	64	s	2	1	5	0	0	2	2	NA ₁	NA ₁	NA ₁	NA ₁	0	0	13	13	0	6	6	19	0	188 426
bp-wt-cl	64	s	TO	47	TO	0	10	3	12	NA ₁	NA ₁	NA ₁	NA ₁	0	10	17	26	7	5	12	38	261 650	151 355
btor	64	t	1	NA ₃	1	0	0	1	1	NA ₁	NA ₁	NA ₁	NA ₁	0	0	4	4	0	3	4	8	0	69 068

NA₁: tool not applicable to type SPEC

NA₂: tool not yet available

NA₃: would lead to incompleteness

NA₄: not reproducible

Large Multipliers FMCAD'19 Submission

architecture	<i>n</i>	SPEC	Verify			MGD DAC19	CSYY TCAD19	AIG size
			sub	sfx	aig			
btor	128	u	0	0	34	34	NA ₂	0
kjvnkv	128	u	0	0	19	19	NA ₂	NA ₄
sp-ar-rc	128	u	0	0	19	19	349	2
sp-dt-lf	128	u	0	2	48	50	490	NA ₄
sp-wt-bk	128	u	0	1	54	56	746	NA ₄
btor	256	u	1	0	536	537	NA ₂	NA ₄
kjvnkv	256	u	1	0	252	253	NA ₂	NA ₄
sp-ar-rc	256	u	2	0	254	255	8720	NA ₄
sp-dt-lf	256	u	4	6	901	911	12874	NA ₄
sp-wt-bk	256	u	3	3	985	992	21454	NA ₄
btor	512	u	7	0	10458	10465	NA ₂	NA ₄
kjvnkv	512	u	9	0	4592	4601	NA ₂	NA ₄
sp-ar-rc	512	u	10	0	4541	4551	192640	NA ₄
sp-dt-lf	512	u	26	21	21563	21609	240051	NA ₄
sp-wt-bk	512	u	25	9	48197	48231	492320	NA ₄
btor	1024	u	96	0	306157	306253	NA ₂	NA ₄
kjvnkv	1024	u	107	0	97670	97777	NA ₂	NA ₄
								8379392
								12566528

NA₁: tool not applicable to type SPEC

NA₃: would lead to incompleteness

NA₂: tool not yet available

NA₄: not reproducible

Future Work

Circuit Verification

- other word-level operators (shift, division, ...)
- more complex multipliers
- truncated multipliers
- negative numbers

Proof Generation

- connection to clausal proof systems
- certified proof checker really really correct
- boolean proofs

ALGEBRA, PROOFS AND MULTIPLIERS



Armin Biere joint work with Daniela Kaufmann and Manuel Kauers

28th International Workshop on Logic & Synthesis

EPFL – Lausanne, Switzerland, June 22, 2019



Der Wissenschaftsfonds.



JOHANNES KEPLER
UNIVERSITÄT LINZ